Matches in DBpedia 2016-04 for { <http://dbpedia.org/resource/XCore_XS1-SU> ?p ?o }
Showing triples 1 to 46 of
46
with 100 triples per page.
- XCore_XS1-SU abstract "The XS1-SUis a family of processors designed by XMOS. It is based on a 32-bit architecture, that runs up to 8 concurrent threads, with built-in Analogue to Digital Converters (ADC), USB 2.0 PHY, oscillator, and power supplies. It has been available since spring 2013 running at 500 MHz. Each thread can run at up to 125 MHz.".
- XCore_XS1-SU thumbnail Xs1-su01a-fb96.png?width=300.
- XCore_XS1-SU wikiPageExternalLink XM-000324-RF-1.pdf.
- XCore_XS1-SU wikiPageID "35140235".
- XCore_XS1-SU wikiPageLength "3042".
- XCore_XS1-SU wikiPageOutDegree "23".
- XCore_XS1-SU wikiPageRevisionID "609543816".
- XCore_XS1-SU wikiPageWikiLink Analog-to-digital_converter.
- XCore_XS1-SU wikiPageWikiLink Ball_grid_array.
- XCore_XS1-SU wikiPageWikiLink Category:Digital_signal_processors.
- XCore_XS1-SU wikiPageWikiLink Electronic_oscillator.
- XCore_XS1-SU wikiPageWikiLink Event-driven_programming.
- XCore_XS1-SU wikiPageWikiLink output.
- XCore_XS1-SU wikiPageWikiLink Instruction_set.
- XCore_XS1-SU wikiPageWikiLink Microprocessor.
- XCore_XS1-SU wikiPageWikiLink PHY_(chip).
- XCore_XS1-SU wikiPageWikiLink Scheduling_(computing).
- XCore_XS1-SU wikiPageWikiLink USB.
- XCore_XS1-SU wikiPageWikiLink XCore_XS1.
- XCore_XS1-SU wikiPageWikiLink XCore_XS1-L1.
- XCore_XS1-SU wikiPageWikiLink XMOS.
- XCore_XS1-SU wikiPageWikiLink XSwitch.
- XCore_XS1-SU wikiPageWikiLinkText "XCore XS1-SU".
- XCore_XS1-SU wikiPageWikiLinkText "xCORE-UnA".
- XCore_XS1-SU arch XCore_XS1.
- XCore_XS1-SU caption "An XMOS Xcore-SU processor, 96 BGA package, 10x10 mm.".
- XCore_XS1-SU fastUnit "MHz".
- XCore_XS1-SU fastest "500".
- XCore_XS1-SU name "XS1-SU".
- XCore_XS1-SU numcores "1".
- XCore_XS1-SU pack "217".
- XCore_XS1-SU pack "96".
- XCore_XS1-SU producedStart "2013".
- XCore_XS1-SU slowUnit "MHz".
- XCore_XS1-SU wikiPageUsesTemplate Template:Infobox_CPU.
- XCore_XS1-SU wikiPageUsesTemplate Template:Reflist.
- XCore_XS1-SU subject Category:Digital_signal_processors.
- XCore_XS1-SU type Processor.
- XCore_XS1-SU comment "The XS1-SUis a family of processors designed by XMOS. It is based on a 32-bit architecture, that runs up to 8 concurrent threads, with built-in Analogue to Digital Converters (ADC), USB 2.0 PHY, oscillator, and power supplies. It has been available since spring 2013 running at 500 MHz. Each thread can run at up to 125 MHz.".
- XCore_XS1-SU label "XCore XS1-SU".
- XCore_XS1-SU sameAs Q8041731.
- XCore_XS1-SU sameAs m.0j65n9y.
- XCore_XS1-SU sameAs Q8041731.
- XCore_XS1-SU wasDerivedFrom XCore_XS1-SU?oldid=609543816.
- XCore_XS1-SU depiction Xs1-su01a-fb96.png.
- XCore_XS1-SU isPrimaryTopicOf XCore_XS1-SU.