Matches in DBpedia 2016-04 for { <http://dbpedia.org/resource/Field_Programmable_Nanowire_Interconnect> ?p ?o }
Showing triples 1 to 26 of
26
with 100 triples per page.
- Field_Programmable_Nanowire_Interconnect abstract "Field Programmable Nanowire Interconnect (often abbreviated FPNI) is a new computer architecture developed by Hewlett-Packard. This is a defect-tolerant architecture, using the results of the Teramac experiment.Details: The design combines a nanoscale crossbar switch structure with conventional CMOS to create a hybrid chip that is simpler to fabricate and offers greater flexibility in the choice of nanoscale devices. The FPNI improves on a field-programmable gate array (FPGA) architecture by lifting the configuration bit and associated components out of the semiconductor plane and replacing them in the interconnect with nonvolatile switches, which decreases both the area and power consumption of the circuit -- while providing up to eight times the density at less cost. This is an example of a more comprehensive strategy for improving the efficiency of existing semiconductor technology: placing a level of intelligence and configurability in the interconnect can have a profound effect on integrated circuit performance, and can be used to significantly extend Moore's Law without having to shrink the transistors.".
- Field_Programmable_Nanowire_Interconnect wikiPageExternalLink 035204.
- Field_Programmable_Nanowire_Interconnect wikiPageID "10069959".
- Field_Programmable_Nanowire_Interconnect wikiPageLength "1395".
- Field_Programmable_Nanowire_Interconnect wikiPageOutDegree "6".
- Field_Programmable_Nanowire_Interconnect wikiPageRevisionID "545419638".
- Field_Programmable_Nanowire_Interconnect wikiPageWikiLink Category:Gate_arrays.
- Field_Programmable_Nanowire_Interconnect wikiPageWikiLink Computer_architecture.
- Field_Programmable_Nanowire_Interconnect wikiPageWikiLink Field-programmable_gate_array.
- Field_Programmable_Nanowire_Interconnect wikiPageWikiLink Hewlett-Packard.
- Field_Programmable_Nanowire_Interconnect wikiPageWikiLink Moores_law.
- Field_Programmable_Nanowire_Interconnect wikiPageWikiLink Teramac.
- Field_Programmable_Nanowire_Interconnect wikiPageWikiLinkText "Field Programmable Nanowire Interconnect".
- Field_Programmable_Nanowire_Interconnect wikiPageUsesTemplate Template:Compu-stub.
- Field_Programmable_Nanowire_Interconnect subject Category:Gate_arrays.
- Field_Programmable_Nanowire_Interconnect hypernym Architecture.
- Field_Programmable_Nanowire_Interconnect type Company.
- Field_Programmable_Nanowire_Interconnect type Array.
- Field_Programmable_Nanowire_Interconnect type Circuit.
- Field_Programmable_Nanowire_Interconnect comment "Field Programmable Nanowire Interconnect (often abbreviated FPNI) is a new computer architecture developed by Hewlett-Packard. This is a defect-tolerant architecture, using the results of the Teramac experiment.Details: The design combines a nanoscale crossbar switch structure with conventional CMOS to create a hybrid chip that is simpler to fabricate and offers greater flexibility in the choice of nanoscale devices.".
- Field_Programmable_Nanowire_Interconnect label "Field Programmable Nanowire Interconnect".
- Field_Programmable_Nanowire_Interconnect sameAs Q5446940.
- Field_Programmable_Nanowire_Interconnect sameAs m.02q0t4x.
- Field_Programmable_Nanowire_Interconnect sameAs Q5446940.
- Field_Programmable_Nanowire_Interconnect wasDerivedFrom Field_Programmable_Nanowire_Interconnect?oldid=545419638.
- Field_Programmable_Nanowire_Interconnect isPrimaryTopicOf Field_Programmable_Nanowire_Interconnect.