Matches in DBpedia 2015-10 for { <http://dbpedia.org/resource/XCore_XS1> ?p ?o }
Showing triples 1 to 71 of
71
with 100 triples per page.
- XCore_XS1 abstract "The XCore XS1 is a 32-bit RISC microprocessor architecture designed by XMOS. The architecture is designed to be used in multi-core processors for embedded systems. Each XS1 core executes up to eight concurrent threads, each thread having its own register set, and the architecture directly supports inter-thread and inter-core communication and various forms of thread scheduling.The architecture encodes instructions compactly, using 16 bits for frequently used instructions (with up to three operands) and 32 bits for less frequently used instructions (with up to 6 operands). Almost all instructions execute in a single cycle, and the architecture is event-driven in order to decouple the timings that a program needs to make from the execution speed of the program. A program will normally perform its computations and then wait for an event (e.g. a message, time, or external I/O event) before continuing.Processors with this architecture include the XCore XS1-G4 and XCore XS1-L1.".
- XCore_XS1 wikiPageExternalLink www.xmos.com.
- XCore_XS1 wikiPageID "23041908".
- XCore_XS1 wikiPageLength "16686".
- XCore_XS1 wikiPageOutDegree "31".
- XCore_XS1 wikiPageRevisionID "615272684".
- XCore_XS1 wikiPageWikiLink Bi-quinary_coded_decimal.
- XCore_XS1 wikiPageWikiLink CPU_cache.
- XCore_XS1 wikiPageWikiLink Carry_flag.
- XCore_XS1 wikiPageWikiLink Category:Instruction_set_architectures.
- XCore_XS1 wikiPageWikiLink Communicating_sequential_processes.
- XCore_XS1 wikiPageWikiLink Compile_time.
- XCore_XS1 wikiPageWikiLink Digital_signal_processing.
- XCore_XS1 wikiPageWikiLink Embedded_system.
- XCore_XS1 wikiPageWikiLink Event_(computing).
- XCore_XS1 wikiPageWikiLink Instruction_cache.
- XCore_XS1 wikiPageWikiLink Instruction_prefetch.
- XCore_XS1 wikiPageWikiLink Instruction_set.
- XCore_XS1 wikiPageWikiLink Interrupt.
- XCore_XS1 wikiPageWikiLink Interrupts.
- XCore_XS1 wikiPageWikiLink Load-store_architecture.
- XCore_XS1 wikiPageWikiLink store_architecture.
- XCore_XS1 wikiPageWikiLink Message_passing.
- XCore_XS1 wikiPageWikiLink Multi-core_processor.
- XCore_XS1 wikiPageWikiLink Negative_flag.
- XCore_XS1 wikiPageWikiLink Overflow_flag.
- XCore_XS1 wikiPageWikiLink Pi_calculus.
- XCore_XS1 wikiPageWikiLink RISC.
- XCore_XS1 wikiPageWikiLink Reduced_instruction_set_computing.
- XCore_XS1 wikiPageWikiLink Truth_value.
- XCore_XS1 wikiPageWikiLink XCore_XS1-AnA.
- XCore_XS1 wikiPageWikiLink XCore_XS1-G4.
- XCore_XS1 wikiPageWikiLink XCore_XS1-L1.
- XCore_XS1 wikiPageWikiLink XCore_XS1-SU.
- XCore_XS1 wikiPageWikiLink XMOS.
- XCore_XS1 wikiPageWikiLink Zero_flag.
- XCore_XS1 wikiPageWikiLink Π-calculus.
- XCore_XS1 wikiPageWikiLinkText "XCore XS1".
- XCore_XS1 wikiPageWikiLinkText "XCore processor architecture".
- XCore_XS1 wikiPageWikiLinkText "XMOS architecture".
- XCore_XS1 wikiPageWikiLinkText "Xena".
- XCore_XS1 bits "32".
- XCore_XS1 branching "Condition register".
- XCore_XS1 design RISC.
- XCore_XS1 design Reduced_instruction_set_computing.
- XCore_XS1 designer XMOS.
- XCore_XS1 encoding "Variable".
- XCore_XS1 endianness "Little".
- XCore_XS1 fpr "0".
- XCore_XS1 gpr "12".
- XCore_XS1 hasPhotoCollection XCore_XS1.
- XCore_XS1 introduced "2007".
- XCore_XS1 name "XCore".
- XCore_XS1 type Load-store_architecture.
- XCore_XS1 type store_architecture.
- XCore_XS1 version "XS1".
- XCore_XS1 wikiPageUsesTemplate Template:Infobox_CPU_architecture.
- XCore_XS1 wikiPageUsesTemplate Template:RISC-based_processor_architectures.
- XCore_XS1 wikiPageUsesTemplate Template:Reflist.
- XCore_XS1 subject Category:Instruction_set_architectures.
- XCore_XS1 hypernym Architecture.
- XCore_XS1 type Company.
- XCore_XS1 type Architecture.
- XCore_XS1 type Architecture.
- XCore_XS1 comment "The XCore XS1 is a 32-bit RISC microprocessor architecture designed by XMOS. The architecture is designed to be used in multi-core processors for embedded systems.".
- XCore_XS1 label "XCore XS1".
- XCore_XS1 sameAs m.064pd87.
- XCore_XS1 sameAs Q8041728.
- XCore_XS1 sameAs Q8041728.
- XCore_XS1 wasDerivedFrom XCore_XS1?oldid=615272684.
- XCore_XS1 isPrimaryTopicOf XCore_XS1.