DBpedia – Linked Data Fragments

DBpedia 2015-10

Query DBpedia 2015-10 by triple pattern

Matches in DBpedia 2015-10 for { ?s ?p "The XCore XS1 is a 32-bit RISC microprocessor architecture designed by XMOS. The architecture is designed to be used in multi-core processors for embedded systems. Each XS1 core executes up to eight concurrent threads, each thread having its own register set, and the architecture directly supports inter-thread and inter-core communication and various forms of thread scheduling.The architecture encodes instructions compactly, using 16 bits for frequently used instructions (with up to three operands) and 32 bits for less frequently used instructions (with up to 6 operands). Almost all instructions execute in a single cycle, and the architecture is event-driven in order to decouple the timings that a program needs to make from the execution speed of the program. A program will normally perform its computations and then wait for an event (e.g. a message, time, or external I/O event) before continuing.Processors with this architecture include the XCore XS1-G4 and XCore XS1-L1."@en }

Showing triples 1 to 1 of 1 with 100 triples per page.