Matches in DBpedia 2016-04 for { <http://wikidata.dbpedia.org/resource/Q2329233> ?p ?o }
Showing triples 1 to 49 of
49
with 100 triples per page.
- Q2329233 subject Q7156006.
- Q2329233 subject Q7888482.
- Q2329233 abstract "In computer architecture, a transport triggered architecture (TTA) is a kind of CPU design in which programs directly control the internal transport buses of a processor. Computation happens as a side effect of data transports: writing data into a triggering port of a functional unit triggers the functional unit to start a computation. This is similar to what happens in a systolic array. Due to its modular structure, TTA is an ideal processor template for application-specific instruction-set processors (ASIP) with customized datapath but without the inflexibility and design cost of fixed function hardware accelerators.Typically a transport triggered processor has multiple transport buses and multiple functional units connected to the buses, which provides opportunities for instruction level parallelism. The parallelism is statically defined by the programmer. In this respect (and obviously due to the large instruction word width), the TTA architecture resembles the very long instruction word (VLIW) architecture. A TTA instruction word is composed of multiple slots, one slot per bus, and each slot determines the data transport that takes place on the corresponding bus. The fine-grained control allows some optimizations that are not possible in a conventional processor. For example, software can transfer data directly between functional units without using registers.Transport triggering exposes some microarchitectural details that are normally hidden from programmers. This greatly simplifies the control logic of a processor, because many decisions normally done at run time are fixed at compile time. However, it also means that a binary compiled for one TTA processor will not run on another one without recompilation if there is even a small difference in the architecture between the two. The binary incompatibility problem, in addition to the complexity of implementing a full context switch, makes TTAs more suitable for embedded systems than for general purpose computing.Of all the one instruction set computer architectures, the TTA architecture is one of the few that has had CPUs based on it built, and the only one that has CPUs based on it sold commercially.".
- Q2329233 thumbnail Transport_Triggered_Architecture.png?width=300.
- Q2329233 wikiPageExternalLink wi-index.html.
- Q2329233 wikiPageExternalLink MOVE.
- Q2329233 wikiPageExternalLink section3.3.html.
- Q2329233 wikiPageExternalLink MOVE.
- Q2329233 wikiPageExternalLink able.
- Q2329233 wikiPageExternalLink tce.cs.tut.fi.
- Q2329233 wikiPageExternalLink art1.htm.
- Q2329233 wikiPageExternalLink 221800122.
- Q2329233 wikiPageExternalLink TTAbook.html.
- Q2329233 wikiPageWikiLink Q1158005.
- Q2329233 wikiPageWikiLink Q1172415.
- Q2329233 wikiPageWikiLink Q1192422.
- Q2329233 wikiPageWikiLink Q1201158.
- Q2329233 wikiPageWikiLink Q1206110.
- Q2329233 wikiPageWikiLink Q1293471.
- Q2329233 wikiPageWikiLink Q1365898.
- Q2329233 wikiPageWikiLink Q173212.
- Q2329233 wikiPageWikiLink Q178048.
- Q2329233 wikiPageWikiLink Q180944.
- Q2329233 wikiPageWikiLink Q187466.
- Q2329233 wikiPageWikiLink Q193040.
- Q2329233 wikiPageWikiLink Q1969923.
- Q2329233 wikiPageWikiLink Q223490.
- Q2329233 wikiPageWikiLink Q224055.
- Q2329233 wikiPageWikiLink Q2365430.
- Q2329233 wikiPageWikiLink Q2377218.
- Q2329233 wikiPageWikiLink Q2490641.
- Q2329233 wikiPageWikiLink Q249743.
- Q2329233 wikiPageWikiLink Q2620412.
- Q2329233 wikiPageWikiLink Q2714055.
- Q2329233 wikiPageWikiLink Q288510.
- Q2329233 wikiPageWikiLink Q333707.
- Q2329233 wikiPageWikiLink Q420105.
- Q2329233 wikiPageWikiLink Q426882.
- Q2329233 wikiPageWikiLink Q5300.
- Q2329233 wikiPageWikiLink Q5830907.
- Q2329233 wikiPageWikiLink Q621583.
- Q2329233 wikiPageWikiLink Q6725145.
- Q2329233 wikiPageWikiLink Q7156006.
- Q2329233 wikiPageWikiLink Q7888482.
- Q2329233 wikiPageWikiLink Q814194.
- Q2329233 wikiPageWikiLink Q897662.
- Q2329233 comment "In computer architecture, a transport triggered architecture (TTA) is a kind of CPU design in which programs directly control the internal transport buses of a processor. Computation happens as a side effect of data transports: writing data into a triggering port of a functional unit triggers the functional unit to start a computation. This is similar to what happens in a systolic array.".
- Q2329233 label "Transport triggered architecture".
- Q2329233 depiction Transport_Triggered_Architecture.png.