Matches in DBpedia 2016-04 for { <http://dbpedia.org/resource/Verilog-AMS> ?p ?o }
Showing triples 1 to 37 of
37
with 100 triples per page.
- Verilog-AMS abstract "Verilog-AMS is a derivative of the Verilog hardware description language that includes analog and mixed-signal extensions (AMS) in order to define the behavior of analog and mixed-signal systems. It extends the event-based simulator loops of Verilog/SystemVerilog/VHDL, by a continuous-time simulator, which solves the differential equations in analog-domain. Both domains are coupled: analog events can trigger digital actions and vice versa.".
- Verilog-AMS wikiPageExternalLink ovams.sourceforge.net.
- Verilog-AMS wikiPageExternalLink verilog-ams.
- Verilog-AMS wikiPageExternalLink VerilogAMS.
- Verilog-AMS wikiPageExternalLink VerilogAMS.
- Verilog-AMS wikiPageExternalLink T31.01.pdf.
- Verilog-AMS wikiPageExternalLink www.systemc-ams.org.
- Verilog-AMS wikiPageExternalLink www.v-ms.com.
- Verilog-AMS wikiPageExternalLink www.verilogams.com.
- Verilog-AMS wikiPageID "5588193".
- Verilog-AMS wikiPageLength "5994".
- Verilog-AMS wikiPageOutDegree "10".
- Verilog-AMS wikiPageRevisionID "678020709".
- Verilog-AMS wikiPageWikiLink Category:Hardware_description_languages.
- Verilog-AMS wikiPageWikiLink Hardware_description_language.
- Verilog-AMS wikiPageWikiLink VHDL-AMS.
- Verilog-AMS wikiPageWikiLink Verilog.
- Verilog-AMS wikiPageWikiLink Verilog-A.
- Verilog-AMS wikiPageWikiLink Verilog_Procedural_Interface.
- Verilog-AMS wikiPageWikiLinkText "Verilog-AMS".
- Verilog-AMS wikiPageWikiLinkText "verilog-AMS".
- Verilog-AMS wikiPageUsesTemplate Template:Programmable_Logic.
- Verilog-AMS subject Category:Hardware_description_languages.
- Verilog-AMS hypernym Derivative.
- Verilog-AMS type ChemicalSubstance.
- Verilog-AMS type Language.
- Verilog-AMS type Language.
- Verilog-AMS comment "Verilog-AMS is a derivative of the Verilog hardware description language that includes analog and mixed-signal extensions (AMS) in order to define the behavior of analog and mixed-signal systems. It extends the event-based simulator loops of Verilog/SystemVerilog/VHDL, by a continuous-time simulator, which solves the differential equations in analog-domain. Both domains are coupled: analog events can trigger digital actions and vice versa.".
- Verilog-AMS label "Verilog-AMS".
- Verilog-AMS sameAs Q1971841.
- Verilog-AMS sameAs Verilog-AMS.
- Verilog-AMS sameAs m.0dtzmm.
- Verilog-AMS sameAs Verilog-AMS.
- Verilog-AMS sameAs Q1971841.
- Verilog-AMS sameAs Verilog-AMS.
- Verilog-AMS wasDerivedFrom Verilog-AMS?oldid=678020709.
- Verilog-AMS isPrimaryTopicOf Verilog-AMS.