Matches in DBpedia 2016-04 for { <http://dbpedia.org/resource/MyHDL> ?p ?o }
Showing triples 1 to 28 of
28
with 100 triples per page.
- MyHDL abstract "MyHDL is a Python based hardware description language (HDL).Features of MyHDL include: The ability to generate VHDL and Verilog code from a MyHDL design. The ability to generate a testbench (Conversion of test benches) with test vectors in VHDL or Verilog, based on complex computations in Python. The ability to convert a lists of signals. The ability to convert output verification. The ability to do Co-simulation with Verilog. An advanced datatype system, independent of traditional datatypes. MyHDL's translator tool automatically writes conversion functions when the target language requires them.MyHDL is developed by Jan Decaluwe.".
- MyHDL wikiPageID "19863750".
- MyHDL wikiPageLength "3407".
- MyHDL wikiPageOutDegree "9".
- MyHDL wikiPageRevisionID "642937794".
- MyHDL wikiPageWikiLink Category:Hardware_description_languages.
- MyHDL wikiPageWikiLink Comparison_of_EDA_software.
- MyHDL wikiPageWikiLink Electronic_design_automation.
- MyHDL wikiPageWikiLink Hardware_description_language.
- MyHDL wikiPageWikiLink Jan_Decaluwe.
- MyHDL wikiPageWikiLink Python_(programming_language).
- MyHDL wikiPageWikiLink VHDL.
- MyHDL wikiPageWikiLink Verilog.
- MyHDL wikiPageWikiLinkText "MyHDL".
- MyHDL wikiPageUsesTemplate Template:Programmable_Logic.
- MyHDL wikiPageUsesTemplate Template:Reflist.
- MyHDL subject Category:Hardware_description_languages.
- MyHDL hypernym Python.
- MyHDL type Language.
- MyHDL type Reptile.
- MyHDL type Language.
- MyHDL comment "MyHDL is a Python based hardware description language (HDL).Features of MyHDL include: The ability to generate VHDL and Verilog code from a MyHDL design. The ability to generate a testbench (Conversion of test benches) with test vectors in VHDL or Verilog, based on complex computations in Python. The ability to convert a lists of signals. The ability to convert output verification. The ability to do Co-simulation with Verilog. An advanced datatype system, independent of traditional datatypes.".
- MyHDL label "MyHDL".
- MyHDL sameAs Q6944826.
- MyHDL sameAs m.04q2lqk.
- MyHDL sameAs Q6944826.
- MyHDL wasDerivedFrom MyHDL?oldid=642937794.
- MyHDL isPrimaryTopicOf MyHDL.