Matches in DBpedia 2015-10 for { <http://dbpedia.org/resource/S1_Core> ?p ?o }
Showing triples 1 to 54 of
54
with 100 triples per page.
- S1_Core abstract "S1 Core (codename Sirocco) is an open source hardware microprocessor design developed by Simply RISC. Based on Sun Microsystems' UltraSPARC T1, the S1 Core is licensed under the GNU General Public License, which is the license Sun chose for the OpenSPARC project.The main goal of the project is to keep the S1 Core as simple as possible to encourage developers. The major differences between T1 and S1 include: S1 Core only has one 64-bit SPARC Core (supporting one to four independent threads of execution) instead of eight cores; S1 Core adds a Wishbone bridge, a reset controller and a basic interrupt controller; the S1 Core environment can be run using only free tools on a common x86 Linux machine.".
- S1_Core wikiPageExternalLink project,s1_core.
- S1_Core wikiPageExternalLink s1.sunsource.net.
- S1_Core wikiPageExternalLink ?s1.
- S1_Core wikiPageID "6911994".
- S1_Core wikiPageLength "1816".
- S1_Core wikiPageOutDegree "17".
- S1_Core wikiPageRevisionID "543435685".
- S1_Core wikiPageWikiLink Category:Open_microprocessors.
- S1_Core wikiPageWikiLink Category:SPARC_microprocessor_architecture.
- S1_Core wikiPageWikiLink GNU_General_Public_License.
- S1_Core wikiPageWikiLink Interrupt_controller.
- S1_Core wikiPageWikiLink LEON.
- S1_Core wikiPageWikiLink Microprocessor.
- S1_Core wikiPageWikiLink Open-source_hardware.
- S1_Core wikiPageWikiLink OpenRISC.
- S1_Core wikiPageWikiLink OpenSPARC.
- S1_Core wikiPageWikiLink Open_source.
- S1_Core wikiPageWikiLink Open_source_hardware.
- S1_Core wikiPageWikiLink Programmable_Interrupt_Controller.
- S1_Core wikiPageWikiLink SPARC.
- S1_Core wikiPageWikiLink Simply_RISC.
- S1_Core wikiPageWikiLink Sun_Microsystems.
- S1_Core wikiPageWikiLink UltraSPARC_T1.
- S1_Core wikiPageWikiLink Wishbone_(computer_bus).
- S1_Core wikiPageWikiLinkText "S1 Core".
- S1_Core wikiPageWikiLinkText "S1".
- S1_Core arch SPARC.
- S1_Core designfirm Simply_RISC.
- S1_Core hasPhotoCollection S1_Core.
- S1_Core microarch "V9".
- S1_Core name "S1 Core".
- S1_Core numcores "1".
- S1_Core wikiPageUsesTemplate Template:Compu-hardware-stub.
- S1_Core wikiPageUsesTemplate Template:Dmoz.
- S1_Core wikiPageUsesTemplate Template:Infobox_CPU.
- S1_Core wikiPageUsesTemplate Template:Microcompu-stub.
- S1_Core wikiPageUsesTemplate Template:Portal.
- S1_Core subject Category:Open_microprocessors.
- S1_Core subject Category:SPARC_microprocessor_architecture.
- S1_Core hypernym Design.
- S1_Core type Microcomputer.
- S1_Core type Microcontroller.
- S1_Core comment "S1 Core (codename Sirocco) is an open source hardware microprocessor design developed by Simply RISC. Based on Sun Microsystems' UltraSPARC T1, the S1 Core is licensed under the GNU General Public License, which is the license Sun chose for the OpenSPARC project.The main goal of the project is to keep the S1 Core as simple as possible to encourage developers.".
- S1_Core label "S1 Core".
- S1_Core sameAs S1_Core.
- S1_Core sameAs S1_Core.
- S1_Core sameAs S1_Core.
- S1_Core sameAs m.0gwp3q.
- S1_Core sameAs S1_Core.
- S1_Core sameAs Q2258330.
- S1_Core sameAs Q2258330.
- S1_Core wasDerivedFrom S1_Core?oldid=543435685.
- S1_Core isPrimaryTopicOf S1_Core.