Matches in DBpedia 2015-10 for { <http://dbpedia.org/resource/DEC_J-11> ?p ?o }
Showing triples 1 to 41 of
41
with 100 triples per page.
- DEC_J-11 abstract "The J-11 is a microprocessor chip set that implements the PDP-11 instruction set architecture (ISA) jointly developed by Digital Equipment Corporation and Harris Semiconductor. It was a high-end chip set designed to integrate the performance and features of the PDP-11/70 onto a handful of chips. It was used in the PDP-11/73, PDP-11/83 and Professional 380.It consisted of a data path chip and a control chip in ceramic leadless packages mounted on a single ceramic hybrid DIP package. The control chip incorporated a control sequencer and a microcode ROM. An optional separate floating-point acclerator (FPA) chip could be used, and was packaged in a standard DIP. The data path chip and control chip were fabricated by Harris in a CMOS process while the FPA was fabricated by Digital in their "ZMOS" NMOS process.The design originally was intended to support multiple control chips to allow implementation of additional instructions such as the Commercial Instruction Set (CIS), but no such control chips were ever offered.".
- DEC_J-11 thumbnail J11_top.jpg?width=300.
- DEC_J-11 wikiPageID "22785830".
- DEC_J-11 wikiPageLength "1531".
- DEC_J-11 wikiPageOutDegree "14".
- DEC_J-11 wikiPageRevisionID "648877379".
- DEC_J-11 wikiPageWikiLink Category:DEC_microprocessors.
- DEC_J-11 wikiPageWikiLink DEC_Professional_(computer).
- DEC_J-11 wikiPageWikiLink Digital_Equipment_Corporation.
- DEC_J-11 wikiPageWikiLink Harris_Corporation.
- DEC_J-11 wikiPageWikiLink Harris_Semiconductor.
- DEC_J-11 wikiPageWikiLink Instruction_set.
- DEC_J-11 wikiPageWikiLink Instruction_set_architecture.
- DEC_J-11 wikiPageWikiLink Microprocessor.
- DEC_J-11 wikiPageWikiLink PDP-11.
- DEC_J-11 wikiPageWikiLink 70.
- DEC_J-11 wikiPageWikiLink 73.
- DEC_J-11 wikiPageWikiLink V-11.
- DEC_J-11 wikiPageWikiLink ZMOS.
- DEC_J-11 wikiPageWikiLink File:1831VM1.jpg.
- DEC_J-11 wikiPageWikiLink File:J11_bottom.jpg.
- DEC_J-11 wikiPageWikiLink File:J11_top.jpg.
- DEC_J-11 wikiPageWikiLink File:KL_DEC_J11.jpg.
- DEC_J-11 wikiPageWikiLinkText ""Jaws-11"".
- DEC_J-11 wikiPageWikiLinkText "DEC J-11".
- DEC_J-11 wikiPageWikiLinkText "J-11".
- DEC_J-11 wikiPageWikiLinkText "J11".
- DEC_J-11 wikiPageWikiLinkText "Jaws-11".
- DEC_J-11 hasPhotoCollection DEC_J-11.
- DEC_J-11 wikiPageUsesTemplate Template:DEC_microprocessors.
- DEC_J-11 subject Category:DEC_microprocessors.
- DEC_J-11 hypernym Chip.
- DEC_J-11 comment "The J-11 is a microprocessor chip set that implements the PDP-11 instruction set architecture (ISA) jointly developed by Digital Equipment Corporation and Harris Semiconductor. It was a high-end chip set designed to integrate the performance and features of the PDP-11/70 onto a handful of chips. It was used in the PDP-11/73, PDP-11/83 and Professional 380.It consisted of a data path chip and a control chip in ceramic leadless packages mounted on a single ceramic hybrid DIP package.".
- DEC_J-11 label "DEC J-11".
- DEC_J-11 sameAs DEC_J-11.
- DEC_J-11 sameAs m.05zs1m6.
- DEC_J-11 sameAs Q5204784.
- DEC_J-11 sameAs Q5204784.
- DEC_J-11 wasDerivedFrom DEC_J-11?oldid=648877379.
- DEC_J-11 depiction J11_top.jpg.
- DEC_J-11 isPrimaryTopicOf DEC_J-11.
