Matches in DBpedia 2015-10 for { <http://dbpedia.org/resource/Cray_T3D> ?p ?o }
Showing triples 1 to 58 of
58
with 100 triples per page.
- Cray_T3D abstract "The T3D (Torus, 3-Dimensional) was Cray Research's first attempt at a massively parallel supercomputer architecture. Launched in 1993, it also marked Cray's first use of another company's microprocessor. The T3D consisted of between 32 and 2048 Processing Elements (PEs), each comprising a 150 MHz DEC Alpha 21064 (EV4) microprocessor and either 16 or 64 MB of DRAM. PEs were grouped in pairs, or nodes, which incorporated a 6-way processor interconnect switch. These switches had a peak bandwidth of 300 MB/second in each direction and were connected to form a three-dimensional torus network topology.The T3D was designed to be hosted by a Cray Y-MP Model E, M90 or C90-series "front-end" system and rely on it and its UNICOS operating system for all I/O and most system services. The T3D PEs ran a simple microkernel called UNICOS MAX.Several different configurations of T3D were available. The SC (Single Cabinet) models shared a cabinet with a host Y-MP system and were available with either 128 or 256 PEs. The MC (Multi-Cabinet) models were housed in one or more liquid-cooled cabinet(s) separately from the host, while the MCA models were smaller (32 to 128 PEs) air-cooled multi-cabinet configurations. There was also a liquid-cooled MCN model which had an alternative interconnect wiremat allowing non-power-of-2 numbers of PEs.The Cray T3D MC cabinet had an Apple Macintosh PowerBook laptop built into its front. Its only purpose was to display animated Cray Research and T3D logos on its color LCD screen.The first T3D delivered was a prototype installed at the Pittsburgh Supercomputing Center in early September 1993. The supercomputer was formally introduced on 27 September 1993.The T3D was superseded in 1995 by the faster and more sophisticated Cray T3E.".
- Cray_T3D wikiPageID "1234385".
- Cray_T3D wikiPageLength "2633".
- Cray_T3D wikiPageOutDegree "21".
- Cray_T3D wikiPageRevisionID "574349799".
- Cray_T3D wikiPageWikiLink Alpha_21064.
- Cray_T3D wikiPageWikiLink Category:1993_introductions.
- Cray_T3D wikiPageWikiLink Category:Cray_products.
- Cray_T3D wikiPageWikiLink Category:Supercomputers.
- Cray_T3D wikiPageWikiLink Cray.
- Cray_T3D wikiPageWikiLink Cray_C90.
- Cray_T3D wikiPageWikiLink Cray_Research.
- Cray_T3D wikiPageWikiLink Cray_T3E.
- Cray_T3D wikiPageWikiLink Cray_Y-MP.
- Cray_T3D wikiPageWikiLink Digital_Equipment_Corporation.
- Cray_T3D wikiPageWikiLink Dynamic_RAM.
- Cray_T3D wikiPageWikiLink Dynamic_random-access_memory.
- Cray_T3D wikiPageWikiLink EPFL.
- Cray_T3D wikiPageWikiLink Massively_parallel.
- Cray_T3D wikiPageWikiLink Massively_parallel_(computing).
- Cray_T3D wikiPageWikiLink Megabyte.
- Cray_T3D wikiPageWikiLink Microkernel.
- Cray_T3D wikiPageWikiLink Microprocessor.
- Cray_T3D wikiPageWikiLink Operating_system.
- Cray_T3D wikiPageWikiLink Pittsburgh_Supercomputing_Center.
- Cray_T3D wikiPageWikiLink PowerBook.
- Cray_T3D wikiPageWikiLink Supercomputer.
- Cray_T3D wikiPageWikiLink Torus.
- Cray_T3D wikiPageWikiLink UNICOS.
- Cray_T3D wikiPageWikiLink École_Polytechnique_Fédérale_de_Lausanne.
- Cray_T3D wikiPageWikiLinkText "Cray T3D".
- Cray_T3D wikiPageWikiLinkText "T3D".
- Cray_T3D hasPhotoCollection Cray_T3D.
- Cray_T3D wikiPageUsesTemplate Template:Cn.
- Cray_T3D wikiPageUsesTemplate Template:Cray_computers.
- Cray_T3D wikiPageUsesTemplate Template:Reflist.
- Cray_T3D wikiPageUsesTemplate Template:Unreferenced.
- Cray_T3D subject Category:1993_introductions.
- Cray_T3D subject Category:Cray_products.
- Cray_T3D subject Category:Supercomputers.
- Cray_T3D hypernym Research.
- Cray_T3D type Organisation.
- Cray_T3D type Class.
- Cray_T3D type Product.
- Cray_T3D type Supercomputer.
- Cray_T3D comment "The T3D (Torus, 3-Dimensional) was Cray Research's first attempt at a massively parallel supercomputer architecture. Launched in 1993, it also marked Cray's first use of another company's microprocessor. The T3D consisted of between 32 and 2048 Processing Elements (PEs), each comprising a 150 MHz DEC Alpha 21064 (EV4) microprocessor and either 16 or 64 MB of DRAM. PEs were grouped in pairs, or nodes, which incorporated a 6-way processor interconnect switch.".
- Cray_T3D label "Cray T3D".
- Cray_T3D sameAs Cray_T3D.
- Cray_T3D sameAs Cray_T3D.
- Cray_T3D sameAs Cray_T3D.
- Cray_T3D sameAs Cray_T3D.
- Cray_T3D sameAs Cray_T3D.
- Cray_T3D sameAs m.04ks7g.
- Cray_T3D sameAs Cray_T3D.
- Cray_T3D sameAs Q637619.
- Cray_T3D sameAs Q637619.
- Cray_T3D wasDerivedFrom Cray_T3D?oldid=574349799.
- Cray_T3D isPrimaryTopicOf Cray_T3D.